c. Bug in silicon; if serial and timer interrupted on same clock cycle, both routines executed, but only one address would have been pushed to stack. So, crash. That could be detected in software, and work around sent to Microchip.
d. Stack is in hardware, only 7 levels deep. So, one level per interrupt. Plus one level wasted for the work around above, left only 2 call levels for the code.